Simulation of Dynamic NBTI Degradation for a 90nm CMOS Technology
نویسنده
چکیده
The NBTI effect has become the limiting factor for the reliability of p-MOSFETs in the sub-100nm regime. In this work the dynamic NBTI degradation was systematically investigated for a 90nm p-MOSFET by experiment and simulation. For thin gate oxides stressed at low to medium gate voltages the bulk traps can be neglected and NBTI occurs mainly due to the generation of interface traps. Under this condition the reactiondiffusion model can be applied for the prediction of NBTI degradation. The model parameters were calibrated for NBTI simulations at arbitrary gate voltage, frequency, and duty cycle within a calibrated range. The long-time NBTI degradation was simulated up to 10 years in order to estimate the transistor lifetime under typical chip operation conditions.
منابع مشابه
Equivalent Circuit for NBTI Evaluation in CMOS Logic Gates
As technology scales, effects such as NBTI increase their importance. The performance degradation in CMOS circuits caused by NBTI is being studied for many years and several models are available. In this work, an equivalent circuit representing one of these models is presented and evaluated through electrical simulation. The proposed circuit is process independent once the chosen model does not...
متن کاملTemperature-Aware NBTI Modeling Techniques in Digital Circuits
Negative bias temperature instability (NBTI) has become a critical reliability phenomena in advanced CMOS technology. In this paper, we propose an analytical temperature-aware dynamic NBTI model, which can be used in two circuit operation cases: executing tasks with different temperatures, and switching between active and standby mode. A PMOS Vth degradation model and a digital circuits’ tempor...
متن کاملA New Circuit Scheme for Wide Dynamic Circuits
In this paper, a new circuit scheme is proposed to reduce the power consumption of dynamic circuits. In the proposed circuit, an NMOS keeper transistor is used to maintain the voltage level in the output node against charge sharing, leakage current and noise sources. Using the proposed keeper scheme, the voltage swing on the dynamic node is lowered to reduce the power consumption of wide fan-in...
متن کاملMOSFET DEGRADATION DUE TO NEGATIVE BIAS TEMPERATURE INSTABILITY (NBTI) AND HOT CARRIER INJECTION (HCI) AND ITS IMPLICATIONS FOR RELIABILITY-AWARE VLSI DESIGN A Dissertation
Kufluoglu, Haldun Ph.D., Purdue University, December, 2007. MOSFET Degradation due to Negative Bias Temperature Instability (NBTI) and Hot Carrier Injection (HCI) and Its Implications for Reliability-aware VLSI Design . Major Professor: Muhammad A. Alam. The scaling trends in CMOS technology and operating conditions give rise to serious degradation mechanisms such as Negative Bias Temperature I...
متن کاملSimulation-Based Analysis For NBTI Degradation In Combinational CMOS VLSI Circuits
The negative-bias temperature instability (NBTI) is one of the dominant aging degradation mechanism in today Very Large Scale Integration (VLSI) Integrated Circuits (IC). With the further decreasing of the transistor dimensions and reduction of supply voltage, the NBTI degradation may become a critical reliability threat. Nevertheless, most of the EDA tools lack in the ability to predict and an...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2005